

The Principles of Standardization

In May 1995 the IPC's Technical Activities Executive Committee (TAEC) adopted Principles of Standardization as a guiding principle of IPC's standardization efforts.

Standards Should:

- Show relationship to Design for Manufacturability (DFM) and Design for the Environment (DFE)
- Minimize time to market
- Contain simple (simplified) language
- Just include spec information
- Focus on end product performance
- Include a feedback system on use and problems for future improvement

Standards Should Not:

- Inhibit innovation
- Increase time-to-market
- · Keep people out
- Increase cycle time
- Tell you how to make something
- Contain anything that cannot be defended with data

Notice

IPC Standards and Publications are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for his particular need. Existence of such Standards and Publications shall not in any respect preclude any member or nonmember of IPC from manufacturing or selling products not conforming to such Standards and Publication, nor shall the existence of such Standards and Publications preclude their voluntary use by those other than IPC members, whether the standard is to be used either domestically or internationally.

Recommended Standards and Publications are adopted by IPC without regard to whether their adoption may involve patents on articles, materials, or processes. By such action, IPC does not assume any liability to any patent owner, nor do they assume any obligation whatever to parties adopting the Recommended Standard or Publication. Users are also wholly responsible for protecting themselves against all claims of liabilities for patent infringement.

IPC Position Statement on Specification Revision Change It is the position of IPC's Technical Activities Executive Committee that the use and implementation of IPC publications is voluntary and is part of a relationship entered into by customer and supplier. When an IPC publication is updated and a new revision is published, it is the opinion of the TAEC that the use of the new revision as part of an existing relationship is not automatic unless required by the contract. The TAEC recommends the use of the latest revision.

Adopted October 6, 1998

Why is there a charge for this document?

Your purchase of this document contributes to the ongoing development of new and updated industry standards and publications. Standards allow manufacturers, customers, and suppliers to understand one another better. Standards allow manufacturers greater efficiencies when they can set up their processes to meet industry standards, allowing them to offer their customers lower costs.

IPC spends hundreds of thousands of dollars annually to support IPC's volunteers in the standards and publications development process. There are many rounds of drafts sent out for review and the committees spend hundreds of hours in review and development. IPC's staff attends and participates in committee activities, typesets and circulates document drafts, and follows all necessary procedures to qualify for ANSI approval.

IPC's membership dues have been kept low to allow as many companies as possible to participate. Therefore, the standards and publications revenue is necessary to complement dues revenue. The price schedule offers a 50% discount to IPC members. If your company buys IPC standards and publications, why not take advantage of this and the many other benefits of IPC membership as well? For more information on membership in IPC, please visit www.ipc.org or call 847/597-2809.

Thank you for your continued support.

©Copyright 2020. IPC International, Bannockburn, Illinois, USA. All rights reserved under both international and Pan-American copyright conventions. Any copying, scanning or other reproduction of these materials without the prior written consent of the copyright holder is strictly prohibited and constitutes infringement under the Copyright Law of the United States.



IPC-A-600K

Acceptability of Printed Boards

If a conflict occurs between the English and translated versions of this document, the English version will take precedence.

Developed by the IPC-A-600 Task Group (7-31a) of the Product Assurance Committee (7-30) of IPC

Supersedes:

IPC-A-600J - May 2016 IPC-A-600H - April 2010 IPC-A-600G - July 2004 IPC-A-600F - November 1999 Users of this publication are encouraged to participate in the development of future revisions.

Contact:

IPC 3000 Lakeside Drive, Suite 105N Bannockburn, Illinois 60015-1249 Tel 847 615.7100 Fax 847 615.7105

This is a preview. Click here to purchase the full publication.

This Page Intentionally Left Blank

Acknowledgment

Any document involving a complex technology draws material from a vast number of sources across many continents. While the principal members of the A-600 Task Group (7-31a) of the Product Assurance Committee (7-30) are shown below, it is not possible to include all of those who assisted in the evolution of this standard. To each of them, the members of IPC extend their gratitude. Special thanks goes to the members of the Rigid Printed Board Committee (D-30) for their efforts in establishing acceptance criteria for printed boards.

Product Assurance Committee

Chair

Robert Cooke

NASA Johnson Space Center

Vice-Chair Debbie Wade

Advanced Rework Technology-A.R.T

IPC-A-600 Task Group

Co-Chair Scott Bowles

Lockheed Martin Space

Systems Company Co-Chair

Denise Charest

Amphenol Printed Circuits, Inc.

Technical Liaison of the IPC Board of Directors

Bob Neves

Microtek (Changzhou) Laboratories

IPC-A-600 Task Group

Elizabeth Allison, NTS - Baltimore

David Anderson, Raytheon Company

Norman Armendariz, Raytheon Company

Lance Auer, Conductor Analysis

Technologies, Inc.

Jimmy Baccam, Lockheed Martin Missiles & Fire Control

John Bauer, Collins Aerospace

Phil Befus, Honeywell Aerospace

James Blanche, NASA Marshall Space Flight Center

Steven Bowles, DuPont SVTC

Mark Buechner, BAE Systems

Michael Chang, Northrop Grumman Corporation

Thomas Clark, Lockheed Martin Missiles & Fire Control

Michael Collier, Teledyne Leeman Labs

Robert Cooke, NASA Johnson Space Center

Cesar De Luna, NTS - Anaheim

Francesco Di Maio, GESTLABS S.r.I.

Don Dupriest, Lockheed Martin Missiles & Fire Control

Julie Ellis, TTM Technologies

Richard Etchells. Electronic Technology Resource Partners

Gary Ferrari, FTG Circuits

William Fox, Lockheed Martin Missile & Fire Control

Mahendra Gandhi, Northrop Grumman Space Systems

Gonzalo J Garcia Leypon, Cirexx International, Inc.

Herb Girtz, Holaday Circuits Inc.

Constantino Gonzalez, ACME Training & Consulting

Pierre-Emmanuel Goutorbe, Airbus Defence & Space

Vicka Hammill, Honeywell Inc. Air Transport Systems

Hardeep Heer, FTG Circuits

Philip Henault, Raytheon

Joshua Huang, Nvidia Corporation

Emma Hudson, Emma Hudson Technical Consultancy Ltd

Frank Huijsmans, PIEK International **Education Centre**

Henrik Jensen, Gaasdal Bygningsindustri A/S

Joseph Kane, BAE Systems

Allen Keeney, Johns Hopkins University

Maan Kokash, BAE Systems

Nick Koop, TTM Technologies

Kelly Kovalovsky, BAE Systems

Kevin Kusiak, Lockheed Martin Corporation

Meredith LaBeau, Calumet Electronics Corp.

Jeremy Lakoskey, Honeywell International Leo Lambert, EPTAC Corporation

Christina Landon, NSWC Crane

David Lee, BMK Professional Electronics Gmb

Minsu Lee, Korea Printed Circuit Association

Peggy LeGrand, TTM Technologies Andrew Leslie, BAE Systems

Jeff Lewis, Holaday Circuits Inc.

Peter Lindhardt, TTM Technologies -Logan Division

Dan Loew, L3Harris

Jennifer Ly, BAE Systems

Todd MacFadden, Bose Park Place Manufacturing

Chris Mahanna, Robisan Laboratory Inc.

Tabishur Malik, TTM Technologies

Tim McKliget, Holaday Circuits Inc.

Melissa Meagher, Raytheon Missile Systems

Michael Miller, NSWC Crane

James Monarchio, TTM Technologies

Steven Murray, Northrop Grumman Corporation

Robert Neves, Microtek Laboratories China

Thi V. Nguyen, Lockheed Martin Missile & Fire Control

Jamie Noland, Blackfox Training Institute

Gerard O'Brien, Solderability Testing & Solutions, Inc.

Gianluca Parodi, IIS Progress SRL

Gerry Partida, Summit Interconnect -

Helena Pasquito, EPTAC Corporation

Yogen Patel, Candor Industries Inc.

Jan Pedersen, Elmatica AS

Stephen Pierce, SGP Ventures, Inc.

John Potenza, Lockheed Martin Mission Systems & Training

Randy Reed, R. Reed Consultancy LLC

Curtis Ricotta, Lockheed Martin Space Systems Company

Jose Rios, Raytheon

Nef Rios, Summit Interconnect - Anaheim

Kris Roberson, Bandjwet Enterprises, Inc. D/B/A BEST

Thomas Romont, IFTEC

Christina Rutherford, Honeywell Aerospace

Gilbert Shelby, Raytheon Systems Company

Russell Shepherd, NTS - Anaheim

Hans Shin, Pacific Testing Laboratories, Inc.

Patrick Smith, Cirexx International, Inc.

David Sommervold, Henkel US Operations Corp.

Brian Stevens, Collins Aerospace

Marshall Stolstrom, TTM Technologies, Inc.

Stephanie Stork, L3Harris Communications

Ingrid Swenson, TTM Technologies, Inc.

Audra Thurston, Calumet Electronics Corp.

Bradley Toone, L3Harris Communications

Paul Van Dang, Innovative Circuits

Crystal Vanderpan, UL LLC

Pietro Vergine, Advanced Rework Technology-A.R.T

Adeodato Vigano, Compunetics Inc.

Jennet Volden, Collins Aerospace

Debbie Wade, Advanced Rework Technology-A.R.T

Rob Walls, PIEK International Education Centre (I.E.C.) BV

A special note of thanks goes to Curtis Ricotta of Lockheed Martin Space Systems Company and Denise Charest of Amphenol Printed Circuits, Inc. for supplying a significant amount of new photographs for this revision.

Table of Contents

Acknowledgment			iii	2.6	Holes -	Unsupported	42
1	Introdu	iction	1		2.6.1 I	Haloing	. 42
1.1				2.7	Edge Bo	pard Contacts	43
1.2	-	se			2.7.1	Surface Plating - Printed Board	
	•					Edge Connector Lands	. 43
1.3		ch To This Document			2.7.1.1	Surface Plating – Edge Connector	
1.4	Classification		1			Lands (Gap/Overlap Area)	
1.5	Accept	ance Criteria	2		2.7.2	Burrs on Edge-Board Contacts	
1.6	Applica	able Documents	3		2.7.3	Adhesion of Overplate	
	1.6.1	IPC	3	2.8	_		
	1.6.2	American Society of Mechanical			2.8.1	Etched Marking	
		Engineers	4		2.8.2	Ink Marking	. 52
1.7	Dimens	sions and Tolerances	4	2.9	Solder M	lask	54
1.8	Terms	and Definitions	4		2.9.1	Coverage Over Conductors	
1.9		on Level Changes				(Skip Coverage)	
_					2.9.2	Registration to Holes (All Finishes)	. 56
1.10		anship			2.9.3	Registration to Rectangular	
2		ally Observable Characteristics				Surface Mount Lands	. 57
2.1		Board Edges			2.9.3.1	Registration to Round Surface	
	2.1.1	Burrs				Mount Lands (BGA) – Solder	
		Nonmetallic Burrs				Mask-Defined Lands	. 58
		Metallic Burrs	7		2.9.3.2	Registration to Round Surface	
	2.1.2	Nicks				Mount Lands (BGA) – Copper-	ГС
	2.1.3	Haloing	9		0000	Defined Lands	. 58
2.2	Base N	laterial Surface	10		2.9.3.3	Registration to Round Surface Mount Lands	
	2.2.1	Weave Exposure	11			(BGA) – (Solder Dam)	60
	2.2.2	Weave Texture	12		2.9.4	Blisters/Delamination	
	2.2.3	Mechanically Induced			2.9.5	Adhesion (Flaking or Peeling)	
		Disrupted Fibers			2.9.6	Waves/Wrinkles/Ripples	
	2.2.4	Surface Voids	14		2.9.7	Tenting (Via Holes)	
2.3	Base N	laterial Subsurface	15		2.9.7	Soda Strawing	
	2.3.1	Measling	20	0.40			
	2.3.2	Crazing	22	2.10	2.10.1	Definition – Dimensional	
	2.3.3	Delamination/Blister	25			Conductor Width and Spacing	
	2.3.4	Foreign Inclusions	28			Conductor Width	
2.4	Solder	Coatings and Fused Tin Lead	30			Conductor Spacing	. /(
	2.4.1	Nonwetting	30		2.10.2	External Annular Ring –	71
	2.4.2	Dewetting	31		0.40.0	Measurement	. /
2.5	Holes -	- Plated-Through – General			2.10.3	External Annular Ring – Supported Holes and Microvia Capture Land	70
	2.5.1	Nodules/Rough Plating			2 10 4	External Annular Ring –	. 12
	2.5.2	Pink Ring			2.10.4	Unsupported Holes	7/
	2.5.3	Voids – Copper Plating			2.10.5		. 12
	2.5.4	Voids – Finished Coating			2.10.0	Surface Plating – Rectangular Surface Mount Lands	75
	2.5.5	Lifted Lands – (Visual)			2.10.6	Surface Plating – Round Surface	. / .
	2.5.6	Cap Plating of Filled Holes –	01		۷.۱۷.۵	Mount Lands (BGA)	77
	2.0.0	(Visual)	38		2.10.7	Surface Plating – Wire Bond Pads .	
	2.5.7	Back-Drilled Holes – (Visual)		2 11		Surface Flating – Wire Bond Faus .	
	2.0.1	Dask Dimod Holos (Visual)	+0	2.11	1 10111033	•	. 01

Table of Contents (cont.)

3	Internally Observable Characteristics			3.3.15	Annular Ring - Microvia to		
3.1	Dielect	ric Materials 84			Target Land	134	
	3.1.1	Laminate Voids/Cracks		3.3.16	Microvia Target Land		
		(Outside Thermal Zone) 84			Contact Dimension	136	
	3.1.2	Registration/Conductor to Holes 87		3.3.17	Microvia Target Land Piercing	139	
	3.1.3	Clearance Hole, Unsupported,		3.3.18	Lifted Lands - (Cross-Sections)	140	
		to Power/Ground Planes 88		3.3.19	Copper Plating Thickness -		
	3.1.4	Dielectric Material, Clearance,			Hole Wall	141	
		Metal Plane for Supported Holes 89		3.3.20	Copper Wrap Plating	142	
	3.1.5	Delamination/Blister 90		3.3.21	Copper Cap Plating of		
	3.1.6	Dielectric Removal			Filled Holes	145	
		Etchback		3.3.22	Plated Copper Filled Vias (Through,		
		Smear Removal			Blind, Buried and Microvia)	147	
	3.1.6.3	Negative Etchback 97		3.3.23	Material Fill of Through, Blind,		
	3.1.7	Layer-to-Layer Spacing			Buried and Microvia Structures		
	3.1.8	Resin Recession 101			(Other than Copper Plating)	149	
	3.1.9	Hole Wall Dielectric/Plated Barrel		3.3.24	Back-Drilled Holes		
		Separation (Hole Wall Pullaway) 102			(Microsection Evaluation)	151	
3.2	Condu	ctive Patterns - General 103		3.3.25	Solder Coating Thickness		
	3.2.1	Etching Characteristics 105			(Only When Specified)		
	3.2.2	3.2.2 Print and Etch			Through Holes - Drilled		
	3.2.2.1	Overhang 108		3.4.1	Burrs		
	3.2.3	External Conductor Thickness		3.4.2	Nailheading	155	
		(Foil Plus Plating)	3.5	Plated-	Through Holes - Punched	156	
	3.2.4	Non-Plated Layer Copper Foil		3.5.1	Roughness and Nodules	157	
	0.0.5	Thickness		3.5.2	Flare	158	
	3.2.5 Solder Mask Thickness		4	Miscellaneous			
3.3	Plated-Through Holes – General 112				Flexible and Rigid-Flex Printed Boards 1		
	3.3.1	Copper Plating Voids	7.1	4.1.1	Coverlay Coverage - Coverfilm	100	
	3.3.2	Plating Nodules		7.1.1	Separations	160	
	3.3.3	Plating Folds/Inclusions		4.1.2	Coverlay/Covercoat Coverage –	100	
	3.3.4	Wicking		7.1.2	Adhesives	162	
	3.3.4.1	Wicking, Clearance Holes		4121	Adhesive Squeeze-Out –	. 02	
	3.3.5	Innerlayer Inclusions		1111211	Land Area	162	
	3.3.6	Innerlayer Separation – Vertical (Axial) Microsection		4122	Adhesive Squeeze-Out –		
	3.3.7	Innerlayer Separation – Horizontal			Foil Surface	163	
	3.3.7	(Transverse) Microsection		4.1.3	Access Hole Registration for		
	3.3.8	Plating Separation		11110	Coverlay and Stiffeners	164	
	3.3.9	Foil Crack – (Internal Foil)		4.1.4	Plating Anomalies		
	0.0.0	"C" Crack		4.1.5	Stiffener Bonding		
	3.3.10	Foil Crack (External Foil)		4.1.6	Transition Zone, Rigid Area to	100	
	0.0.10	"A," "B," "D" Cracks 127		4.1.0	Flexible Area	167	
	3.3.11	Plating Crack (Barrel) "E" Crack 128		4.1.7	Solder Wicking/Plating	. 01	
	3.3.12	Plating Crack – (Corner)		T. 1.1	Penetration Under Coverlay	168	
	30.0.12	"F" Crack		4.1.8	Laminate Integrity		
	3.3.13	Plating Microanomalies			Laminate Integrity – Flexible	100	
	3.3.14	Annular Ring – Internal Layers 131		4.1.0.1	Printed Board	170	
	0.0.17	, a maidi i mig intomidi Layoro 101			1 111100 DOGIO	1/0	

Table of Contents (cont.)

	4.1.8.2	Laminate Integrity – Rigid-Flex Printed Board	171			
	4.1.9	Etchback (Type 3 and Type 4 Only)	172			
	4.1.10	Smear Removal (Type 3 and 4 Only)	173			
	4.1.11	Trimmed Edges/Edge Delamination	174			
	4.1.12	Silver Film Integrity	176			
4.2	4.2 Metal Core Printed Boards					
	4.2.1	Type Classifications	179			
	4.2.2	Spacing Laminated Type	180			
	4.2.3	Insulation Thickness, Insulated Metal Substrate	181			
	4.2.4	Insulation Material Fill, Laminated Type Metal Core	182			
	4.2.5	Cracks in Insulation Material Fill, Laminated Type	183			
	4.2.6	Core Bond to Plated-Through Hole Wall	184			
4.3	Flush F	Printed Boards	185			
	4.3.1	Flushness of Surface Conductor	185			
5	Cleanli	ness Testing	186			
5.1	Soldera	ability Testing	187			
	5.1.1	Plated-Through Holes (Applicable to Solder Float Test)	188			
5.2	Electric	cal Integrity				

This Page Intentionally Left Blank

1 INTRODUCTION

Introduction

1.1 SCOPE

This document describes the target, acceptable, and nonconforming conditions that are either externally or internally observable on printed boards. It represents the visual interpretation of minimum requirements set forth in various printed board specifications, e.g.; IPC-6010 series, J-STD-003, etc.

1.2 PURPOSE

The visual illustrations in this document portray specific criteria of the requirements of current IPC specifications. In order to properly apply and use the content of this document, the printed board should comply with the design requirements of the applicable IPC-2220 series document and the performance requirements of the applicable IPC-6010 series document. In the event the printed board does not comply with these or equivalent requirements, then the acceptance criteria should be as agreed between user and supplier (AABUS).

1.3 APPROACH TO THIS DOCUMENT

Characteristics are divided into two general groups:

- Externally Observable (section 2)
- Internally Observable (section 3)

"Externally observable" conditions are those features or imperfections which can be seen and evaluated on or from the exterior surface of the board. In some cases, such as voids or blisters, the actual condition is an internal phenomenon and is detectable from the exterior.

"Internally observable" conditions are those features or imperfections that require microsectioning of the specimen or other forms of conditioning for detection and evaluation. In some cases, these features may be visible from the exterior and require microsectioning in order to assess acceptability requirements.

Specimens should be illuminated during evaluation to the extent needed for effective examination. The illumination should be such that no shadow falls on the area of interest except those shadows caused by the specimen itself. It is recommended that polarization and/or dark field illumination be employed to prevent glare during the examination of highly reflective materials.

The illustrations in this document portray specific criteria relating to the heading and subheading of each page, with brief descriptions of the acceptable and nonconforming conditions for each product class. (See 1.4.) The visual quality acceptance criteria are intended to provide proper tools for the evaluation of visual anomalies. The illustrations and photographs in each situation are related to specific requirements. The characteristics addressed are those that can be evaluated by visual observation and/or measurement of visually observable features.

Supported by appropriate user requirements, this document should provide effective visual criteria to quality assurance and manufacturing personnel.

This document cannot cover all of the reliability concerns encountered in the printed board industry; therefore, attributes not addressed in this issue **shall** be AABUS. The value of this document lies in its use as a baseline document that may be modified by expansions, exceptions, and variations which may be appropriate for specific applications.

When making accept and/or reject decisions, the awareness of documentation precedence must be maintained.

This document is a tool for observing how a product may deviate due to variation in processes. Refer to IPC-9191.

IPC-A-600 provides a useful tool for understanding and interpreting Automated Inspection Technology (AIT) results. AIT may be applicable to the evaluation of many of the dimensional characteristics illustrated in this document.

IPC-9121 is a useful troubleshooting guideline for problems, causes and possible corrective actions related to printed board manufacturing processes.

1.4 CLASSIFICATION

This standard recognizes that electrical and electronic products are subject to classifications by intended end-item use. Three general end-product classes have been established to reflect differences in producibility, complexity, functional performance requirements, and verification (inspection/test) frequency. It should be recognized that there may be overlaps of product between classes.